The S/390 G5 Floating Point Unit Supporting Hex and Binary Architectures
نویسندگان
چکیده
The rst high performance oating point unit to support both IBM 360 hexadecimal based oating point architecture and the IEEE 754 Standard binary oating point architecture is described. The S/390 G5 oating point unit supports the new S/390 architecture which includes hexadecimal based short, long, and extended precision formats and IEEE 754 standard single, double, and quad formats. This oating point unit is part of the microprocessor chip on the S/390 G5 mainframe computer introduced in 1998 and generally available at 500 MHz speeds. The S/390 G5 represents the current state of the art in CISC processor design. This paper describes the S/390 architecture enhancements, the internal format of the FPU, and the modi cations to the
منابع مشابه
Architecture and software support in IBM S/390 Parallel Enterprise Servers for IEEE Floating-Point arithmetic
IEEE Binary Floating-Point is an industrystandard architecture. The IBM System/360 hexadecimal floating-point architecture predates the IEEE standard and has been carried forward through the System/370 to current System/390 processors. The growing importance of industry standards and floatingpoint combined to produce a need for IEEE Floating-Point on System/390. At the same time, customer inves...
متن کاملOn Intermediate Precision Required for Correctly-Rounding Decimal-to-Binary Floating-Point Conversion
The algorithms developed ten years ago in preparation for IBM’s support of IEEE Floating-Point on its mainframe S/390 processors use an overly conservative intermediate precision to guarantee correctly-rounded results across the entire exponent range. Here we study the minimal requirement for both bounded and unbounded precision on the decimal side (converting to machine precision on the binary...
متن کاملCMOS floating-point unit for the S/390 Parallel Enterprise Server G4
The S/390@ floating-point unit (FPU) on the fourth-generation (G4) CMOS microprocessor chip has been implemented in a CMOS technology with a 0.20-pm effective channel length and has been demonstrated at more than 400 MHz. The microprocessor chip is 17.35 by 17.30 mm in size, and one copy of the FPU including the dataflow and control flow but not including the FPR register file is 5.3 by 4.7 mm ...
متن کاملSelf-timed interface for S/390 I/O subsystem interconnection
A high-speed interface has been designed for interconnection of the S/390 I/O subsystem to the IBM S/390 G5 processor. The self-timed interface (STI) provides high bandwidth, greater communication distances, and simpler timing within the S/390 servers than traditional interfaces. The STI communicates between the memory bus adapter and the expanded S/390 I/O subsystem, which now includes the new...
متن کاملDynamic floating-point cancellation detection
As scientific computation continues to scale, it is crucial to use floating-point arithmetic processors as efficiently as possible. Lower precision allows streaming architectures to perform more operations per second and can reduce memory bandwidth pressure on all architectures. However, using a precision that is too low for a given algorithm and data set will result in inaccurate results. Thus...
متن کامل